[Date Prev][Date Next][Thread Prev][Thread Next][Date Index][Thread Index]
Re: [Qemu-devel] [PATCH 1/2] m68k: Fix opcode mask for fbcc instruction
From: |
Laurent Vivier |
Subject: |
Re: [Qemu-devel] [PATCH 1/2] m68k: Fix opcode mask for fbcc instruction |
Date: |
Wed, 3 Feb 2016 10:42:17 +0100 |
User-agent: |
Mozilla/5.0 (X11; Linux x86_64; rv:38.0) Gecko/20100101 Thunderbird/38.5.0 |
Le 03/02/2016 10:40, John Paul Adrian Glaubitz a écrit :
> Strange. There should be a cover letter coming along as well which
> explains my changes. Did you get it?
We have the cover letter, but it is never sent to the sender :)
Laurent
>
> On 02/03/2016 10:37 AM, John Paul Adrian Glaubitz wrote:
>> Signed-off-by: John Paul Adrian Glaubitz <address@hidden>
>> ---
>> target-m68k/translate.c | 2 +-
>> 1 file changed, 1 insertion(+), 1 deletion(-)
>>
>> diff --git a/target-m68k/translate.c b/target-m68k/translate.c
>> index 342c040..535d7f9 100644
>> --- a/target-m68k/translate.c
>> +++ b/target-m68k/translate.c
>> @@ -2940,7 +2940,7 @@ void register_m68k_insns (CPUM68KState *env)
>> INSN(shift_reg, e0a0, f0f0, CF_ISA_A);
>> INSN(undef_fpu, f000, f000, CF_ISA_A);
>> INSN(fpu, f200, ffc0, CF_FPU);
>> - INSN(fbcc, f280, ffc0, CF_FPU);
>> + INSN(fbcc, f280, ff80, CF_FPU);
>> INSN(frestore, f340, ffc0, CF_FPU);
>> INSN(fsave, f340, ffc0, CF_FPU);
>> INSN(intouch, f340, ffc0, CF_ISA_A);
>>
>
>