[Date Prev][Date Next][Thread Prev][Thread Next][Date Index][Thread Index]
Re: [Qemu-devel] [PATCH pic32 v2 1/5] Speed of MIPS CPU timer made confi
From: |
Serge Vakulenko |
Subject: |
Re: [Qemu-devel] [PATCH pic32 v2 1/5] Speed of MIPS CPU timer made configurable per platform. |
Date: |
Sun, 5 Jul 2015 16:25:13 -0700 |
On Wed, Jul 1, 2015 at 3:02 AM, Aurelien Jarno <address@hidden> wrote:
> On 2015-06-30 21:12, Serge Vakulenko wrote:
>> @@ -153,5 +153,6 @@ void cpu_mips_clock_init (CPUMIPSState *env)
>> */
>> if (!kvm_enabled()) {
>> env->timer = timer_new_ns(QEMU_CLOCK_VIRTUAL, &mips_timer_cb, env);
>> + env->count_freq = count_freq;
>> }
>> }
>
> So it means the value passed as an argument to this function is ignored
> in the KVM case. I guess we want to be able to tell the kernel about the
> request frequency.
Sound like a new feature request for MIPS KVM developers. I cannot
find any such possibility in the current KVM API.
My patch changes nothing for existing platforms like Malta, Fulong or
MIPSsim. Everything continues to work as it is. Only for pic32mx7 cpu
the clock rate is decreased to 40MHz. I'm not sure anybody could ever
run KVM on this processor. :)
Regards,
--Serge
> Otherwise it looks fine.
>
> --
> Aurelien Jarno GPG: 4096R/1DDD8C9B
> address@hidden http://www.aurel32.net
Message not available
Message not available
- [Qemu-devel] [PATCH pic32 v2 3/5] Added support for external interrupt controller (EIC) mode., Serge Vakulenko, 2015/07/01
- Re: [Qemu-devel] [PATCH pic32 v2 3/5] Added support for external interrupt controller (EIC) mode., Aurelien Jarno, 2015/07/01
- Re: [Qemu-devel] [PATCH pic32 v2 3/5] Added support for external interrupt controller (EIC) mode., Serge Vakulenko, 2015/07/05
- Re: [Qemu-devel] [PATCH pic32 v2 3/5] Added support for external interrupt controller (EIC) mode., Serge Vakulenko, 2015/07/05
- Re: [Qemu-devel] [PATCH pic32 v2 3/5] Added support for external interrupt controller (EIC) mode., Aurelien Jarno, 2015/07/06
Re: [Qemu-devel] [PATCH pic32 v2 3/5] Added support for external interrupt controller (EIC) mode., Aurelien Jarno, 2015/07/06
Message not available