[Date Prev][Date Next][Thread Prev][Thread Next][Date Index][Thread Index]
Re: [Qemu-devel] [PATCH 4/5] target-arm: Add AArch32 guest support to KV
From: |
Alex Bennée |
Subject: |
Re: [Qemu-devel] [PATCH 4/5] target-arm: Add AArch32 guest support to KVM64 |
Date: |
Wed, 21 Jan 2015 10:54:17 +0000 |
Greg Bellows <address@hidden> writes:
> On Tue, Jan 20, 2015 at 10:57 AM, Alex Bennée <address@hidden> wrote:
>>
>> Greg Bellows <address@hidden> writes:
>>
>>> Add 32-bit to/from 64-bit register synchronization on register gets and
>>> puts.
>>> Set EL1_32BIT feature flag passed to KVM
>>>
>>> Signed-off-by: Greg Bellows <address@hidden>
<snip>
>>> }
>>>
>>> /* Note that KVM thinks pstate is 64 bit but we use a uint32_t */
>>> - val = pstate_read(env);
>>> + if (is_a64(env)) {
>>> + val = pstate_read(env);
>>> + } else {
>>> + val = cpsr_read(env);
>>> + }
>>
>> I know why we do this (especially given where my attempt ended up) but
>> perhaps we could at list have a single state aware accessor so we don't
>> end up duplicating this test all over the place?
>
> I'd happily add an accessor function, but I only found 1 other
> location that does this conditional so I'm not sure it is warranted.
The migration/serialisation code? Today one other, tomorrow just one more?
--
Alex Bennée
- Re: [Qemu-devel] [PATCH 1/5] target-arm: Add ARM CPU feature parsing, (continued)
[Qemu-devel] [PATCH 2/5] target-arm: Add feature parsing to virt, Greg Bellows, 2015/01/19
[Qemu-devel] [PATCH 3/5] target-arm: Add 32/64-bit register sync, Greg Bellows, 2015/01/19
[Qemu-devel] [PATCH 4/5] target-arm: Add AArch32 guest support to KVM64, Greg Bellows, 2015/01/19
[Qemu-devel] [PATCH 5/5] target-arm: Adjust kernel load address for Image, Greg Bellows, 2015/01/19
Re: [Qemu-devel] [PATCH 0/5] target-arm: ARM64: Adding EL1 AARCH32 guest support, Sergey Fedorov, 2015/01/20