qemu-devel
[Top][All Lists]
Advanced
[Date Prev][Date Next][Thread Prev][Thread Next][Date Index][Thread Index]

Re: [Qemu-devel] [PATCH 01/26] tcg-aarch64: Properly detect SIGSEGV writ

From: Richard Henderson
Subject: Re: [Qemu-devel] [PATCH 01/26] tcg-aarch64: Properly detect SIGSEGV writes
Date: Mon, 24 Mar 2014 08:33:19 -0700
User-agent: Mozilla/5.0 (X11; Linux x86_64; rv:24.0) Gecko/20100101 Thunderbird/24.3.0 
On 03/24/2014 04:05 AM, Claudio Fontana wrote:
>> (insn & 0xbfff0000) == 0x0c000000   /* C3.3.1 */
>> > +                || (insn & 0xbfe00000) == 0x0c800000   /* C3.3.2 */
>> > +                || (insn & 0xbfff0000) == 0x0d000000   /* C3.3.3 */
> I see you exclude the instructions with bit R=1.
> Is there a reason why 'R'(eplicate) instructions are not to be considered 
> stores here?
> 

No, that's just a failure to read the tables properly.  Will fix.


r~
reply via email to
[Prev in Thread] Current Thread [Next in Thread]