[Date Prev][Date Next][Thread Prev][Thread Next][Date Index][Thread Index]
[Qemu-devel] [PULL 36/43] target-unicore32: Change gen_intermediate_code
From: |
Andreas Färber |
Subject: |
[Qemu-devel] [PULL 36/43] target-unicore32: Change gen_intermediate_code_internal() signature |
Date: |
Wed, 10 Jul 2013 16:34:13 +0200 |
Use UniCore32CPU and bool.
Prepares for moving singlestep_enabled field to CPUState.
Reviewed-by: Richard Henderson <address@hidden>
Signed-off-by: Andreas Färber <address@hidden>
---
target-unicore32/translate.c | 9 +++++----
1 file changed, 5 insertions(+), 4 deletions(-)
diff --git a/target-unicore32/translate.c b/target-unicore32/translate.c
index e1fe4e6..d85185d 100644
--- a/target-unicore32/translate.c
+++ b/target-unicore32/translate.c
@@ -1876,9 +1876,10 @@ static void disas_uc32_insn(CPUUniCore32State *env,
DisasContext *s)
/* generate intermediate code in gen_opc_buf and gen_opparam_buf for
basic block 'tb'. If search_pc is TRUE, also generate PC
information for each intermediate instruction. */
-static inline void gen_intermediate_code_internal(CPUUniCore32State *env,
- TranslationBlock *tb, int search_pc)
+static inline void gen_intermediate_code_internal(UniCore32CPU *cpu,
+ TranslationBlock *tb, bool search_pc)
{
+ CPUUniCore32State *env = &cpu->env;
DisasContext dc1, *dc = &dc1;
CPUBreakpoint *bp;
uint16_t *gen_opc_end;
@@ -2065,12 +2066,12 @@ done_generating:
void gen_intermediate_code(CPUUniCore32State *env, TranslationBlock *tb)
{
- gen_intermediate_code_internal(env, tb, 0);
+ gen_intermediate_code_internal(uc32_env_get_cpu(env), tb, false);
}
void gen_intermediate_code_pc(CPUUniCore32State *env, TranslationBlock *tb)
{
- gen_intermediate_code_internal(env, tb, 1);
+ gen_intermediate_code_internal(uc32_env_get_cpu(env), tb, true);
}
static const char *cpu_mode_names[16] = {
--
1.8.1.4
- [Qemu-devel] [PULL 24/43] target-alpha: Change gen_intermediate_code_internal() argument to AlphaCPU, (continued)
- [Qemu-devel] [PULL 24/43] target-alpha: Change gen_intermediate_code_internal() argument to AlphaCPU, Andreas Färber, 2013/07/10
- [Qemu-devel] [PULL 35/43] target-sparc: Change gen_intermediate_code_internal() argument to SPARCCPU, Andreas Färber, 2013/07/10
- [Qemu-devel] [PULL 21/43] target-microblaze: gen_intermediate_code_internal() should be inlined, Andreas Färber, 2013/07/10
- [Qemu-devel] [PULL 37/43] target-xtensa: Change gen_intermediate_code_internal() arg to XtensaCPU, Andreas Färber, 2013/07/10
- [Qemu-devel] [PULL 38/43] target-i386: Change do_interrupt_all() argument to X86CPU, Andreas Färber, 2013/07/10
- [Qemu-devel] [PULL 41/43] target-i386: Change LOG_PCALL_STATE() argument to CPUState, Andreas Färber, 2013/07/10
- [Qemu-devel] [PULL 34/43] target-sh4: Change gen_intermediate_code_internal() argument to SuperHCPU, Andreas Färber, 2013/07/10
- [Qemu-devel] [PULL 42/43] target-ppc: Change LOG_MMU_STATE() argument to CPUState, Andreas Färber, 2013/07/10
- [Qemu-devel] [PULL 39/43] target-i386: Change do_smm_enter() argument to X86CPU, Andreas Färber, 2013/07/10
- [Qemu-devel] [PULL 33/43] target-s390x: Change gen_intermediate_code_internal() argument to S390CPU, Andreas Färber, 2013/07/10
- [Qemu-devel] [PULL 36/43] target-unicore32: Change gen_intermediate_code_internal() signature,
Andreas Färber <=
- [Qemu-devel] [PULL 43/43] cpu: Move reset logging to CPUState, Andreas Färber, 2013/07/10
- [Qemu-devel] [PULL 40/43] log: Change log_cpu_state[_mask]() argument to CPUState, Andreas Färber, 2013/07/10
- [Qemu-devel] [PULL 09/43] cpu: Make first_cpu and next_cpu CPUState, Andreas Färber, 2013/07/10