[Top][All Lists]
[Date Prev][Date Next][Thread Prev][Thread Next][Date Index][Thread Index]
[Qemu-devel] [PULL rebased] virtio,pci infrastructure
From: |
Michael S. Tsirkin |
Subject: |
[Qemu-devel] [PULL rebased] virtio,pci infrastructure |
Date: |
Mon, 29 Oct 2012 19:20:00 +0200 |
The following changes since commit d262cb02861dd33375c08fc798930653b14769e9:
Merge branch 'ppc-for-upstream' of git://repo.or.cz/qemu/agraf (2012-10-29
14:56:17 +0100)
are available in the git repository at:
git://git.kernel.org/pub/scm/virt/kvm/mst/qemu.git tags/for_anthony
for you to fetch changes up to 523a59f596a3e62f5a28eb171adba35e71310040:
pci: avoid destroying bridge address space windows in a transaction
(2012-10-29 18:39:49 +0200)
----------------------------------------------------------------
virtio,pci infrastructure
This includes infrastructure patches that don't do much by themselves
but should help vfio and q35 make progress.
Also included is rework of virtio-net to use iovec APIs
for vector access - helpful to make it more secure
and in preparation for a new feature that will allow
arbitrary s/g layout for guests.
Also included is a pci bridge bugfix by Avi.
Signed-off-by: Michael S. Tsirkin <address@hidden>
----------------------------------------------------------------
Alex Williamson (5):
pci: Helper function for testing if an INTx route changed
pci-assign: Use pci_intx_route_changed()
msi: Add msi_get_message()
pci-assign: Use msi_get_message()
pci: Return PCI_INTX_DISABLED when no bus INTx routing support
Avi Kivity (1):
pci: avoid destroying bridge address space windows in a transaction
Isaku Yamahata (3):
pci: pci capability must be in PCI space
pci_ids: add intel 82801BA pci-to-pci bridge id
pci: introduce pci_swizzle_map_irq_fn() for standardized interrupt pin
swizzle
Jan Kiszka (1):
pci: Add class 0xc05 as 'SMBus'
Jason Baron (2):
pcie: pass pcie window size to pcie_host_mmcfg_update()
pcie: Convert PCIExpressHost to use the QOM.
Michael S. Tsirkin (13):
qemu: enable PV EOI for qemu 1.3
pci: make each capability DWORD aligned
virtio-net: track host/guest header length
iov: add iov_cpy
virtio-net: avoid sg copy
virtio-net: use safe iov operations for rx
virtio-net: refactor receive_hdr
virtio-net: first s/g is always at start of buf
virtio-net: switch tx to safe iov functions
virtio-net: simplify rx code
virtio-net: minor code simplification
virtio-net: test peer header support at init time
virtio-net: enable mrg buf header in tap on linux
hw/kvm/pci-assign.c | 8 +--
hw/msi.c | 45 +++++++++-----
hw/msi.h | 1 +
hw/pc_piix.c | 9 ++-
hw/pci.c | 42 +++++++++++--
hw/pci.h | 3 +
hw/pci_bridge.c | 50 ++++++++-------
hw/pci_ids.h | 2 +
hw/pci_internals.h | 24 ++++---
hw/pcie_host.c | 35 ++++++++---
hw/pcie_host.h | 11 +++-
hw/vhost_net.c | 13 ----
hw/virtio-net.c | 176 +++++++++++++++++++++++++++++-----------------------
iov.c | 23 +++++++
iov.h | 9 +++
target-i386/cpu.c | 33 ++++++----
target-i386/cpu.h | 2 +
17 files changed, 310 insertions(+), 176 deletions(-)
- [Qemu-devel] [PULL rebased] virtio,pci infrastructure,
Michael S. Tsirkin <=