Re: [Qemu-devel] [PATCH v4 04/11] ARM: exynos4210: IRQ subsystem support.

[Peter Maydell]

On 22 December 2011 07:03, Evgeny Voevodin <address@hidden> wrote:
> Second GIC (external) is represented as "exynos4210.gic" with splitted
> mapping for CPU (0x10480000) and Distributer (0x10490000) (we used
> arm_gic.c availability to split CPU and Distributer memories).
>
> The reason for creation of this device with it's own read/write functions
> is:
>
> CPU and Distributer registers which are banked per SMP Core in internal GIC
> are not banked in external GIC and their offsets could not be used as is
> with arm_gic.c.
> External GIC registers in comparison to Internal GIC registers are moved
> from base by offset n * 0x8000 for each SMP Core, where n is SMP Core index.

Right, so just map each of the memory regions arm_gic exposes for
core 0, core 1, ... to these addresses, and don't map the memory
region corresponding to "CPU interface for this core" at all.

-- PMM