[Top][All Lists]
[Date Prev][Date Next][Thread Prev][Thread Next][Date Index][Thread Index]
Re: [Qemu-devel] [PATCH 6/7] target-xtensa: add fsf core
|
From: |
Blue Swirl |
|
Subject: |
Re: [Qemu-devel] [PATCH 6/7] target-xtensa: add fsf core |
|
Date: |
Sat, 15 Oct 2011 09:02:35 +0000 |
On Mon, Oct 10, 2011 at 2:26 AM, Max Filippov <address@hidden> wrote:
> This is FSF big endian core implemented through linux/gdb overlay.
>
> Signed-off-by: Max Filippov <address@hidden>
> ---
> Makefile.target | 1 +
> target-xtensa/core-fsf.c | 28 +++
> target-xtensa/core-fsf/core-isa.h | 362
> +++++++++++++++++++++++++++++++++++
> target-xtensa/core-fsf/gdb-config.c | 152 +++++++++++++++
> 4 files changed, 543 insertions(+), 0 deletions(-)
> create mode 100644 target-xtensa/core-fsf.c
> create mode 100644 target-xtensa/core-fsf/core-isa.h
> create mode 100644 target-xtensa/core-fsf/gdb-config.c
>
> diff --git a/Makefile.target b/Makefile.target
> index 4539824..819f42f 100644
> --- a/Makefile.target
> +++ b/Makefile.target
> @@ -373,6 +373,7 @@ obj-xtensa-y += xtensa_pic.o
> obj-xtensa-y += xtensa_dc232b.o
> obj-xtensa-y += xtensa-semi.o
> obj-xtensa-y += core-dc232b.o
> +obj-xtensa-y += core-fsf.o
>
> main.o: QEMU_CFLAGS+=$(GPROF_CFLAGS)
>
> diff --git a/target-xtensa/core-fsf.c b/target-xtensa/core-fsf.c
> new file mode 100644
> index 0000000..f22dbb5
> --- /dev/null
> +++ b/target-xtensa/core-fsf.c
> @@ -0,0 +1,28 @@
> +#include "cpu.h"
> +#include "exec-all.h"
> +#include "gdbstub.h"
> +#include "qemu-common.h"
> +#include "host-utils.h"
> +
> +#include "core-fsf/core-isa.h"
> +#include "overlay_tool.h"
> +
> +static const XtensaConfig fsf = {
> + .name = "fsf",
> + .options = XTENSA_OPTIONS,
> + .gdb_regmap = {
> + .num_regs = 130,
> + .num_core_regs = 75,
> + .reg = {
> +#include "core-fsf/gdb-config.c"
> + }
> + },
> + .nareg = XCHAL_NUM_AREGS,
> + .ndepc = 1,
> + EXCEPTIONS_SECTION,
> + INTERRUPTS_SECTION,
> + TLB_SECTION,
> + .clock_freq_khz = 10000,
> +};
> +
> +REGISTER_CORE(fsf)
> diff --git a/target-xtensa/core-fsf/core-isa.h
> b/target-xtensa/core-fsf/core-isa.h
> new file mode 100644
> index 0000000..57d1870
> --- /dev/null
> +++ b/target-xtensa/core-fsf/core-isa.h
> @@ -0,0 +1,362 @@
> +/*
> + * Xtensa processor core configuration information.
> + *
> + * This file is subject to the terms and conditions of the GNU General Public
> + * License. See the file "COPYING" in the main directory of this archive
> + * for more details.
> + *
> + * Copyright (C) 1999-2006 Tensilica Inc.
> + */
> +
> +#ifndef _XTENSA_CORE_H
> +#define _XTENSA_CORE_H
> +
> +
> +/****************************************************************************
> + Parameters Useful for Any Code, USER or PRIVILEGED
> +
> ****************************************************************************/
> +
> +/*
> + * Note: Macros of the form XCHAL_HAVE_*** have a value of 1 if the option
> is
> + * configured, and a value of 0 otherwise. These macros are always defined.
> + */
> +
> +
> +/*----------------------------------------------------------------------
> + ISA
> + ----------------------------------------------------------------------*/
> +
> +#define XCHAL_HAVE_BE 1 /* big-endian byte ordering */
> +#define XCHAL_HAVE_WINDOWED 1 /* windowed registers option
> */
> +#define XCHAL_NUM_AREGS 64 /* num of physical
> addr regs */
> +#define XCHAL_NUM_AREGS_LOG2 6 /* log2(XCHAL_NUM_AREGS) */
> +#define XCHAL_MAX_INSTRUCTION_SIZE 3 /* max instr bytes (3..8) */
> +#define XCHAL_HAVE_DEBUG 1 /* debug option */
> +#define XCHAL_HAVE_DENSITY 1 /* 16-bit instructions */
> +#define XCHAL_HAVE_LOOPS 1 /* zero-overhead loops */
> +#define XCHAL_HAVE_NSA 1 /* NSA/NSAU instructions */
> +#define XCHAL_HAVE_MINMAX 0 /* MIN/MAX instructions */
> +#define XCHAL_HAVE_SEXT 0 /* SEXT instruction */
> +#define XCHAL_HAVE_CLAMPS 0 /* CLAMPS instruction */
> +#define XCHAL_HAVE_MUL16 0 /* MUL16S/MUL16U instructions
> */
> +#define XCHAL_HAVE_MUL32 0 /* MULL instruction */
> +#define XCHAL_HAVE_MUL32_HIGH 0 /* MULUH/MULSH instructions */
> +#define XCHAL_HAVE_L32R 1 /* L32R instruction */
> +#define XCHAL_HAVE_ABSOLUTE_LITERALS 1 /* non-PC-rel (extended) L32R
> */
> +#define XCHAL_HAVE_CONST16 0 /* CONST16 instruction */
> +#define XCHAL_HAVE_ADDX 1 /* ADDX#/SUBX#
> instructions */
> +#define XCHAL_HAVE_WIDE_BRANCHES 0 /* B*.W18 or B*.W15 instr's */
> +#define XCHAL_HAVE_PREDICTED_BRANCHES 0 /* B[EQ/EQZ/NE/NEZ]T instr's
> */
> +#define XCHAL_HAVE_CALL4AND12 1 /* (obsolete option) */
> +#define XCHAL_HAVE_ABS 1 /* ABS instruction */
> +/*#define XCHAL_HAVE_POPC 0*/ /* POPC instruction */
> +/*#define XCHAL_HAVE_CRC 0*/ /* CRC instruction */
> +#define XCHAL_HAVE_RELEASE_SYNC 0 /* L32AI/S32RI
> instructions */
> +#define XCHAL_HAVE_S32C1I 0 /* S32C1I instruction */
> +#define XCHAL_HAVE_SPECULATION 0 /* speculation */
> +#define XCHAL_HAVE_FULL_RESET 1 /* all regs/state reset */
> +#define XCHAL_NUM_CONTEXTS 1 /* */
> +#define XCHAL_NUM_MISC_REGS 2 /* num of scratch regs (0..4)
> */
> +#define XCHAL_HAVE_TAP_MASTER 0 /* JTAG TAP control instr's */
> +#define XCHAL_HAVE_PRID 1 /* processor ID
> register */
> +#define XCHAL_HAVE_THREADPTR 1 /* THREADPTR register */
> +#define XCHAL_HAVE_BOOLEANS 0 /* boolean registers */
> +#define XCHAL_HAVE_CP 0 /* CPENABLE reg (coprocessor)
> */
> +#define XCHAL_CP_MAXCFG 0 /* max allowed cp id
> plus one */
> +#define XCHAL_HAVE_MAC16 0 /* MAC16 package */
> +#define XCHAL_HAVE_VECTORFPU2005 0 /* vector floating-point pkg
> */
> +#define XCHAL_HAVE_FP 0 /* floating point pkg */
> +#define XCHAL_HAVE_VECTRA1 0 /* Vectra I pkg */
> +#define XCHAL_HAVE_VECTRALX 0 /* Vectra LX pkg */
> +#define XCHAL_HAVE_HIFI2 0 /* HiFi2 Audio Engine pkg */
> +
> +
> +/*----------------------------------------------------------------------
> + MISC
> + ----------------------------------------------------------------------*/
> +
> +#define XCHAL_NUM_WRITEBUFFER_ENTRIES 4 /* size of write buffer */
> +#define XCHAL_INST_FETCH_WIDTH 4 /* instr-fetch width in bytes
> */
> +#define XCHAL_DATA_WIDTH 4 /* data width in bytes */
> +/* In T1050, applies to selected core load and store instructions (see
> ISA): */
> +#define XCHAL_UNALIGNED_LOAD_EXCEPTION 1 /* unaligned loads cause exc.
> */
> +#define XCHAL_UNALIGNED_STORE_EXCEPTION 1 /* unaligned stores
> cause exc.*/
> +
> +#define XCHAL_SW_VERSION 800002 /* sw version of this header
> */
> +
> +#define XCHAL_CORE_ID "fsf" /* alphanum core name
> + (CoreID) set in the Xtensa
> + Processor Generator */
> +
> +#define XCHAL_CORE_DESCRIPTION "fsf standard core"
> +#define XCHAL_BUILD_UNIQUE_ID 0x00006700 /* 22-bit sw build ID
> */
> +
> +/*
> + * These definitions describe the hardware targeted by this software.
> + */
> +#define XCHAL_HW_CONFIGID0 0xC103C3FF /* ConfigID hi 32
> bits*/
> +#define XCHAL_HW_CONFIGID1 0x0C006700 /* ConfigID lo 32
> bits*/
> +#define XCHAL_HW_VERSION_NAME "LX2.0.0" /* full version name
> */
> +#define XCHAL_HW_VERSION_MAJOR 2200 /* major ver# of targeted hw
> */
> +#define XCHAL_HW_VERSION_MINOR 0 /* minor ver# of targeted hw
> */
> +#define XTHAL_HW_REL_LX2 1
> +#define XTHAL_HW_REL_LX2_0 1
> +#define XTHAL_HW_REL_LX2_0_0 1
> +#define XCHAL_HW_CONFIGID_RELIABLE 1
> +/* If software targets a *range* of hardware versions, these are the
> bounds: */
> +#define XCHAL_HW_MIN_VERSION_MAJOR 2200 /* major v of earliest tgt hw
> */
> +#define XCHAL_HW_MIN_VERSION_MINOR 0 /* minor v of earliest tgt hw
> */
> +#define XCHAL_HW_MAX_VERSION_MAJOR 2200 /* major v of latest tgt hw */
> +#define XCHAL_HW_MAX_VERSION_MINOR 0 /* minor v of latest tgt hw */
> +
> +
> +/*----------------------------------------------------------------------
> + CACHE
> + ----------------------------------------------------------------------*/
> +
> +#define XCHAL_ICACHE_LINESIZE 16 /* I-cache line size in bytes
> */
> +#define XCHAL_DCACHE_LINESIZE 16 /* D-cache line size in bytes
> */
> +#define XCHAL_ICACHE_LINEWIDTH 4 /* log2(I line size in bytes)
> */
> +#define XCHAL_DCACHE_LINEWIDTH 4 /* log2(D line size in bytes)
> */
> +
> +#define XCHAL_ICACHE_SIZE 8192 /* I-cache size in bytes or 0
> */
> +#define XCHAL_DCACHE_SIZE 8192 /* D-cache size in bytes or 0
> */
> +
> +#define XCHAL_DCACHE_IS_WRITEBACK 0 /* writeback feature */
> +
> +
> +
> +
> +/****************************************************************************
> + Parameters Useful for PRIVILEGED (Supervisory or Non-Virtualized) Code
> +
> ****************************************************************************/
> +
> +
> +#ifndef XTENSA_HAL_NON_PRIVILEGED_ONLY
> +
> +/*----------------------------------------------------------------------
> + CACHE
> + ----------------------------------------------------------------------*/
> +
> +#define XCHAL_HAVE_PIF 1 /* any outbound PIF present */
> +
> +/* If present, cache size in bytes == (ways * 2^(linewidth + setwidth)). */
> +
> +/* Number of cache sets in log2(lines per way): */
> +#define XCHAL_ICACHE_SETWIDTH 8
> +#define XCHAL_DCACHE_SETWIDTH 8
> +
> +/* Cache set associativity (number of ways): */
> +#define XCHAL_ICACHE_WAYS 2
> +#define XCHAL_DCACHE_WAYS 2
> +
> +/* Cache features: */
> +#define XCHAL_ICACHE_LINE_LOCKABLE 0
> +#define XCHAL_DCACHE_LINE_LOCKABLE 0
> +#define XCHAL_ICACHE_ECC_PARITY 0
> +#define XCHAL_DCACHE_ECC_PARITY 0
> +
> +/* Number of encoded cache attr bits (see <xtensa/hal.h> for decoded bits):
> */
> +#define XCHAL_CA_BITS 4
> +
> +
> +/*----------------------------------------------------------------------
> + INTERNAL I/D RAM/ROMs and XLMI
> + ----------------------------------------------------------------------*/
> +
> +#define XCHAL_NUM_INSTROM 0 /* number of core instr. ROMs
> */
> +#define XCHAL_NUM_INSTRAM 0 /* number of core instr. RAMs
> */
> +#define XCHAL_NUM_DATAROM 0 /* number of core data ROMs */
> +#define XCHAL_NUM_DATARAM 0 /* number of core data RAMs */
> +#define XCHAL_NUM_URAM 0 /* number of core unified
> RAMs*/
> +#define XCHAL_NUM_XLMI 0 /* number of core XLMI ports
> */
> +
> +
> +/*----------------------------------------------------------------------
> + INTERRUPTS and TIMERS
> + ----------------------------------------------------------------------*/
> +
> +#define XCHAL_HAVE_INTERRUPTS 1 /* interrupt option */
> +#define XCHAL_HAVE_HIGHPRI_INTERRUPTS 1 /* med/high-pri. interrupts */
> +#define XCHAL_HAVE_NMI 0 /* non-maskable interrupt */
> +#define XCHAL_HAVE_CCOUNT 1 /* CCOUNT reg. (timer option)
> */
> +#define XCHAL_NUM_TIMERS 3 /* number of CCOMPAREn regs */
> +#define XCHAL_NUM_INTERRUPTS 17 /* number of interrupts */
> +#define XCHAL_NUM_INTERRUPTS_LOG2 5 /* ceil(log2(NUM_INTERRUPTS))
> */
> +#define XCHAL_NUM_EXTINTERRUPTS 10 /* num of external
> interrupts */
> +#define XCHAL_NUM_INTLEVELS 4 /* number of interrupt levels
> + (not including level zero)
> */
> +#define XCHAL_EXCM_LEVEL 1 /* level masked by PS.EXCM */
> + /* (always 1 in XEA1; levels 2 .. EXCM_LEVEL are "medium priority") */
> +
> +/* Masks of interrupts at each interrupt level: */
> +#define XCHAL_INTLEVEL1_MASK 0x000064F9
> +#define XCHAL_INTLEVEL2_MASK 0x00008902
> +#define XCHAL_INTLEVEL3_MASK 0x00011204
> +#define XCHAL_INTLEVEL4_MASK 0x00000000
> +#define XCHAL_INTLEVEL5_MASK 0x00000000
> +#define XCHAL_INTLEVEL6_MASK 0x00000000
> +#define XCHAL_INTLEVEL7_MASK 0x00000000
> +
> +/* Masks of interrupts at each range 1..n of interrupt levels: */
> +#define XCHAL_INTLEVEL1_ANDBELOW_MASK 0x000064F9
> +#define XCHAL_INTLEVEL2_ANDBELOW_MASK 0x0000EDFB
> +#define XCHAL_INTLEVEL3_ANDBELOW_MASK 0x0001FFFF
> +#define XCHAL_INTLEVEL4_ANDBELOW_MASK 0x0001FFFF
> +#define XCHAL_INTLEVEL5_ANDBELOW_MASK 0x0001FFFF
> +#define XCHAL_INTLEVEL6_ANDBELOW_MASK 0x0001FFFF
> +#define XCHAL_INTLEVEL7_ANDBELOW_MASK 0x0001FFFF
> +
> +/* Level of each interrupt: */
> +#define XCHAL_INT0_LEVEL 1
> +#define XCHAL_INT1_LEVEL 2
> +#define XCHAL_INT2_LEVEL 3
> +#define XCHAL_INT3_LEVEL 1
> +#define XCHAL_INT4_LEVEL 1
> +#define XCHAL_INT5_LEVEL 1
> +#define XCHAL_INT6_LEVEL 1
> +#define XCHAL_INT7_LEVEL 1
> +#define XCHAL_INT8_LEVEL 2
> +#define XCHAL_INT9_LEVEL 3
> +#define XCHAL_INT10_LEVEL 1
> +#define XCHAL_INT11_LEVEL 2
> +#define XCHAL_INT12_LEVEL 3
> +#define XCHAL_INT13_LEVEL 1
> +#define XCHAL_INT14_LEVEL 1
> +#define XCHAL_INT15_LEVEL 2
> +#define XCHAL_INT16_LEVEL 3
> +#define XCHAL_DEBUGLEVEL 4 /* debug interrupt level */
> +#define XCHAL_HAVE_DEBUG_EXTERN_INT 0 /* OCD external db interrupt
> */
> +
> +/* Type of each interrupt: */
> +#define XCHAL_INT0_TYPE XTHAL_INTTYPE_EXTERN_LEVEL
> +#define XCHAL_INT1_TYPE XTHAL_INTTYPE_EXTERN_LEVEL
> +#define XCHAL_INT2_TYPE XTHAL_INTTYPE_EXTERN_LEVEL
> +#define XCHAL_INT3_TYPE XTHAL_INTTYPE_EXTERN_LEVEL
> +#define XCHAL_INT4_TYPE XTHAL_INTTYPE_EXTERN_LEVEL
> +#define XCHAL_INT5_TYPE XTHAL_INTTYPE_EXTERN_LEVEL
> +#define XCHAL_INT6_TYPE XTHAL_INTTYPE_EXTERN_LEVEL
> +#define XCHAL_INT7_TYPE XTHAL_INTTYPE_EXTERN_EDGE
> +#define XCHAL_INT8_TYPE XTHAL_INTTYPE_EXTERN_EDGE
> +#define XCHAL_INT9_TYPE XTHAL_INTTYPE_EXTERN_EDGE
> +#define XCHAL_INT10_TYPE XTHAL_INTTYPE_TIMER
> +#define XCHAL_INT11_TYPE XTHAL_INTTYPE_TIMER
> +#define XCHAL_INT12_TYPE XTHAL_INTTYPE_TIMER
> +#define XCHAL_INT13_TYPE XTHAL_INTTYPE_SOFTWARE
> +#define XCHAL_INT14_TYPE XTHAL_INTTYPE_SOFTWARE
> +#define XCHAL_INT15_TYPE XTHAL_INTTYPE_SOFTWARE
> +#define XCHAL_INT16_TYPE XTHAL_INTTYPE_SOFTWARE
> +
> +/* Masks of interrupts for each type of interrupt: */
> +#define XCHAL_INTTYPE_MASK_UNCONFIGURED 0xFFFE0000
> +#define XCHAL_INTTYPE_MASK_SOFTWARE 0x0001E000
> +#define XCHAL_INTTYPE_MASK_EXTERN_EDGE 0x00000380
> +#define XCHAL_INTTYPE_MASK_EXTERN_LEVEL 0x0000007F
> +#define XCHAL_INTTYPE_MASK_TIMER 0x00001C00
> +#define XCHAL_INTTYPE_MASK_NMI 0x00000000
> +#define XCHAL_INTTYPE_MASK_WRITE_ERROR 0x00000000
> +
> +/* Interrupt numbers assigned to specific interrupt sources: */
> +#define XCHAL_TIMER0_INTERRUPT 10 /* CCOMPARE0 */
> +#define XCHAL_TIMER1_INTERRUPT 11 /* CCOMPARE1 */
> +#define XCHAL_TIMER2_INTERRUPT 12 /* CCOMPARE2 */
> +#define XCHAL_TIMER3_INTERRUPT XTHAL_TIMER_UNCONFIGURED
> +
> +/* Interrupt numbers for levels at which only one interrupt is configured:
> */
> +/* (There are many interrupts each at level(s) 1, 2, 3.) */
> +
> +
> +/*
> + * External interrupt vectors/levels.
> + * These macros describe how Xtensa processor interrupt numbers
> + * (as numbered internally, eg. in INTERRUPT and INTENABLE registers)
> + * map to external BInterrupt<n> pins, for those interrupts
> + * configured as external (level-triggered, edge-triggered, or NMI).
> + * See the Xtensa processor databook for more details.
> + */
> +
> +/* Core interrupt numbers mapped to each EXTERNAL interrupt number: */
> +#define XCHAL_EXTINT0_NUM 0 /* (intlevel 1) */
> +#define XCHAL_EXTINT1_NUM 1 /* (intlevel 2) */
> +#define XCHAL_EXTINT2_NUM 2 /* (intlevel 3) */
> +#define XCHAL_EXTINT3_NUM 3 /* (intlevel 1) */
> +#define XCHAL_EXTINT4_NUM 4 /* (intlevel 1) */
> +#define XCHAL_EXTINT5_NUM 5 /* (intlevel 1) */
> +#define XCHAL_EXTINT6_NUM 6 /* (intlevel 1) */
> +#define XCHAL_EXTINT7_NUM 7 /* (intlevel 1) */
> +#define XCHAL_EXTINT8_NUM 8 /* (intlevel 2) */
> +#define XCHAL_EXTINT9_NUM 9 /* (intlevel 3) */
> +
> +
> +/*----------------------------------------------------------------------
> + EXCEPTIONS and VECTORS
> + ----------------------------------------------------------------------*/
> +
> +#define XCHAL_XEA_VERSION 2 /* Xtensa Exception
> Architecture
> + number: 1 == XEA1 (old)
> + 2 == XEA2 (new)
> + 0 == XEAX (extern)
> */
> +#define XCHAL_HAVE_XEA1 0 /* Exception
> Architecture 1 */
> +#define XCHAL_HAVE_XEA2 1 /* Exception
> Architecture 2 */
> +#define XCHAL_HAVE_XEAX 0 /* External Exception
> Arch. */
> +#define XCHAL_HAVE_EXCEPTIONS 1 /* exception option */
> +#define XCHAL_HAVE_MEM_ECC_PARITY 0 /* local memory ECC/parity */
> +
> +#define XCHAL_RESET_VECTOR_VADDR 0xFE000020
> +#define XCHAL_RESET_VECTOR_PADDR 0xFE000020
> +#define XCHAL_USER_VECTOR_VADDR 0xD0000220
> +#define XCHAL_USER_VECTOR_PADDR 0x00000220
> +#define XCHAL_KERNEL_VECTOR_VADDR 0xD0000200
> +#define XCHAL_KERNEL_VECTOR_PADDR 0x00000200
> +#define XCHAL_DOUBLEEXC_VECTOR_VADDR 0xD0000290
> +#define XCHAL_DOUBLEEXC_VECTOR_PADDR 0x00000290
> +#define XCHAL_WINDOW_VECTORS_VADDR 0xD0000000
> +#define XCHAL_WINDOW_VECTORS_PADDR 0x00000000
> +#define XCHAL_INTLEVEL2_VECTOR_VADDR 0xD0000240
> +#define XCHAL_INTLEVEL2_VECTOR_PADDR 0x00000240
> +#define XCHAL_INTLEVEL3_VECTOR_VADDR 0xD0000250
> +#define XCHAL_INTLEVEL3_VECTOR_PADDR 0x00000250
> +#define XCHAL_INTLEVEL4_VECTOR_VADDR 0xFE000520
> +#define XCHAL_INTLEVEL4_VECTOR_PADDR 0xFE000520
> +#define XCHAL_DEBUG_VECTOR_VADDR XCHAL_INTLEVEL4_VECTOR_VADDR
> +#define XCHAL_DEBUG_VECTOR_PADDR XCHAL_INTLEVEL4_VECTOR_PADDR
> +
> +
> +/*----------------------------------------------------------------------
> + DEBUG
> + ----------------------------------------------------------------------*/
> +
> +#define XCHAL_HAVE_OCD 1 /* OnChipDebug option */
> +#define XCHAL_NUM_IBREAK 2 /* number of IBREAKn regs */
> +#define XCHAL_NUM_DBREAK 2 /* number of DBREAKn regs */
> +#define XCHAL_HAVE_OCD_DIR_ARRAY 1 /* faster OCD option */
> +
> +
> +/*----------------------------------------------------------------------
> + MMU
> + ----------------------------------------------------------------------*/
> +
> +/* See <xtensa/config/core-matmap.h> header file for more details. */
> +
> +#define XCHAL_HAVE_TLBS 1 /* inverse of
> HAVE_CACHEATTR */
> +#define XCHAL_HAVE_SPANNING_WAY 0 /* one way maps I+D
> 4GB vaddr */
> +#define XCHAL_HAVE_IDENTITY_MAP 0 /* vaddr == paddr
> always */
> +#define XCHAL_HAVE_CACHEATTR 0 /* CACHEATTR register present
> */
> +#define XCHAL_HAVE_MIMIC_CACHEATTR 0 /* region protection */
> +#define XCHAL_HAVE_XLT_CACHEATTR 0 /* region prot. w/translation
> */
> +#define XCHAL_HAVE_PTP_MMU 1 /* full MMU (with page table
> + [autorefill] and
> protection)
> + usable for an MMU-based OS
> */
> +/* If none of the above last 4 are set, it's a custom TLB configuration. */
> +#define XCHAL_ITLB_ARF_ENTRIES_LOG2 2 /* log2(autorefill way size)
> */
> +#define XCHAL_DTLB_ARF_ENTRIES_LOG2 2 /* log2(autorefill way size)
> */
> +
> +#define XCHAL_MMU_ASID_BITS 8 /* number of bits in ASIDs */
> +#define XCHAL_MMU_RINGS 4 /* number of rings
> (1..4) */
> +#define XCHAL_MMU_RING_BITS 2 /* num of bits in RING field
> */
> +
> +#endif /* !XTENSA_HAL_NON_PRIVILEGED_ONLY */
> +
> +
> +#endif /* _XTENSA_CORE_CONFIGURATION_H */
> +
> diff --git a/target-xtensa/core-fsf/gdb-config.c
> b/target-xtensa/core-fsf/gdb-config.c
> new file mode 100644
> index 0000000..6705d9c
> --- /dev/null
> +++ b/target-xtensa/core-fsf/gdb-config.c
> @@ -0,0 +1,152 @@
> +/* Configuration for the Xtensa architecture for GDB, the GNU debugger.
> +
> + Copyright (C) 2003, 2005, 2006, 2007, 2008 Free Software Foundation, Inc.
> +
> + This file is part of GDB.
> +
> + This program is free software; you can redistribute it and/or modify
> + it under the terms of the GNU General Public License as published by
> + the Free Software Foundation; either version 3 of the License, or
Nack. GPLv3 is by design incompatible with GPLv2only (but not with
GPLv2+ or IIRC BSD-like) licenses. Please only use code from GDB
before v3 switch.
As a side note, a quick grep shows that GPLv2only is a small minority
in QEMU. In theory it should be possible to agree to switch from
GPLv2only to some GPLv3 compatible license for all of QEMU code, or in
a theory with alternative universes, even get FSF to relicense GDB
under GPLv2only compatible way. Or, with the aid of infinite number of
monkeys of Internet waiting to waste their time, rewrite incompatible
but interesting parts of GDB or QEMU under The One True License of the
day.
> + (at your option) any later version.
> +
> + This program is distributed in the hope that it will be useful,
> + but WITHOUT ANY WARRANTY; without even the implied warranty of
> + MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
> + GNU General Public License for more details.
> +
> + You should have received a copy of the GNU General Public License
> + along with this program. If not, see <http://www.gnu.org/licenses/>. */
> +
> + /* idx ofs bi sz al targno flags cp typ group name */
> +
> + XTREG( 0, 0,32, 4, 4,0x0020,0x0006,-2, 9,0x0100,pc, 0,0,0,0,0,0)
> + XTREG( 1, 4,32, 4, 4,0x0100,0x0006,-2, 1,0x0002,ar0, 0,0,0,0,0,0)
> + XTREG( 2, 8,32, 4, 4,0x0101,0x0006,-2, 1,0x0002,ar1, 0,0,0,0,0,0)
> + XTREG( 3, 12,32, 4, 4,0x0102,0x0006,-2, 1,0x0002,ar2, 0,0,0,0,0,0)
> + XTREG( 4, 16,32, 4, 4,0x0103,0x0006,-2, 1,0x0002,ar3, 0,0,0,0,0,0)
> + XTREG( 5, 20,32, 4, 4,0x0104,0x0006,-2, 1,0x0002,ar4, 0,0,0,0,0,0)
> + XTREG( 6, 24,32, 4, 4,0x0105,0x0006,-2, 1,0x0002,ar5, 0,0,0,0,0,0)
> + XTREG( 7, 28,32, 4, 4,0x0106,0x0006,-2, 1,0x0002,ar6, 0,0,0,0,0,0)
> + XTREG( 8, 32,32, 4, 4,0x0107,0x0006,-2, 1,0x0002,ar7, 0,0,0,0,0,0)
> + XTREG( 9, 36,32, 4, 4,0x0108,0x0006,-2, 1,0x0002,ar8, 0,0,0,0,0,0)
> + XTREG( 10, 40,32, 4, 4,0x0109,0x0006,-2, 1,0x0002,ar9, 0,0,0,0,0,0)
> + XTREG( 11, 44,32, 4, 4,0x010a,0x0006,-2, 1,0x0002,ar10, 0,0,0,0,0,0)
> + XTREG( 12, 48,32, 4, 4,0x010b,0x0006,-2, 1,0x0002,ar11, 0,0,0,0,0,0)
> + XTREG( 13, 52,32, 4, 4,0x010c,0x0006,-2, 1,0x0002,ar12, 0,0,0,0,0,0)
> + XTREG( 14, 56,32, 4, 4,0x010d,0x0006,-2, 1,0x0002,ar13, 0,0,0,0,0,0)
> + XTREG( 15, 60,32, 4, 4,0x010e,0x0006,-2, 1,0x0002,ar14, 0,0,0,0,0,0)
> + XTREG( 16, 64,32, 4, 4,0x010f,0x0006,-2, 1,0x0002,ar15, 0,0,0,0,0,0)
> + XTREG( 17, 68,32, 4, 4,0x0110,0x0006,-2, 1,0x0002,ar16, 0,0,0,0,0,0)
> + XTREG( 18, 72,32, 4, 4,0x0111,0x0006,-2, 1,0x0002,ar17, 0,0,0,0,0,0)
> + XTREG( 19, 76,32, 4, 4,0x0112,0x0006,-2, 1,0x0002,ar18, 0,0,0,0,0,0)
> + XTREG( 20, 80,32, 4, 4,0x0113,0x0006,-2, 1,0x0002,ar19, 0,0,0,0,0,0)
> + XTREG( 21, 84,32, 4, 4,0x0114,0x0006,-2, 1,0x0002,ar20, 0,0,0,0,0,0)
> + XTREG( 22, 88,32, 4, 4,0x0115,0x0006,-2, 1,0x0002,ar21, 0,0,0,0,0,0)
> + XTREG( 23, 92,32, 4, 4,0x0116,0x0006,-2, 1,0x0002,ar22, 0,0,0,0,0,0)
> + XTREG( 24, 96,32, 4, 4,0x0117,0x0006,-2, 1,0x0002,ar23, 0,0,0,0,0,0)
> + XTREG( 25,100,32, 4, 4,0x0118,0x0006,-2, 1,0x0002,ar24, 0,0,0,0,0,0)
> + XTREG( 26,104,32, 4, 4,0x0119,0x0006,-2, 1,0x0002,ar25, 0,0,0,0,0,0)
> + XTREG( 27,108,32, 4, 4,0x011a,0x0006,-2, 1,0x0002,ar26, 0,0,0,0,0,0)
> + XTREG( 28,112,32, 4, 4,0x011b,0x0006,-2, 1,0x0002,ar27, 0,0,0,0,0,0)
> + XTREG( 29,116,32, 4, 4,0x011c,0x0006,-2, 1,0x0002,ar28, 0,0,0,0,0,0)
> + XTREG( 30,120,32, 4, 4,0x011d,0x0006,-2, 1,0x0002,ar29, 0,0,0,0,0,0)
> + XTREG( 31,124,32, 4, 4,0x011e,0x0006,-2, 1,0x0002,ar30, 0,0,0,0,0,0)
> + XTREG( 32,128,32, 4, 4,0x011f,0x0006,-2, 1,0x0002,ar31, 0,0,0,0,0,0)
> + XTREG( 33,132,32, 4, 4,0x0120,0x0006,-2, 1,0x0002,ar32, 0,0,0,0,0,0)
> + XTREG( 34,136,32, 4, 4,0x0121,0x0006,-2, 1,0x0002,ar33, 0,0,0,0,0,0)
> + XTREG( 35,140,32, 4, 4,0x0122,0x0006,-2, 1,0x0002,ar34, 0,0,0,0,0,0)
> + XTREG( 36,144,32, 4, 4,0x0123,0x0006,-2, 1,0x0002,ar35, 0,0,0,0,0,0)
> + XTREG( 37,148,32, 4, 4,0x0124,0x0006,-2, 1,0x0002,ar36, 0,0,0,0,0,0)
> + XTREG( 38,152,32, 4, 4,0x0125,0x0006,-2, 1,0x0002,ar37, 0,0,0,0,0,0)
> + XTREG( 39,156,32, 4, 4,0x0126,0x0006,-2, 1,0x0002,ar38, 0,0,0,0,0,0)
> + XTREG( 40,160,32, 4, 4,0x0127,0x0006,-2, 1,0x0002,ar39, 0,0,0,0,0,0)
> + XTREG( 41,164,32, 4, 4,0x0128,0x0006,-2, 1,0x0002,ar40, 0,0,0,0,0,0)
> + XTREG( 42,168,32, 4, 4,0x0129,0x0006,-2, 1,0x0002,ar41, 0,0,0,0,0,0)
> + XTREG( 43,172,32, 4, 4,0x012a,0x0006,-2, 1,0x0002,ar42, 0,0,0,0,0,0)
> + XTREG( 44,176,32, 4, 4,0x012b,0x0006,-2, 1,0x0002,ar43, 0,0,0,0,0,0)
> + XTREG( 45,180,32, 4, 4,0x012c,0x0006,-2, 1,0x0002,ar44, 0,0,0,0,0,0)
> + XTREG( 46,184,32, 4, 4,0x012d,0x0006,-2, 1,0x0002,ar45, 0,0,0,0,0,0)
> + XTREG( 47,188,32, 4, 4,0x012e,0x0006,-2, 1,0x0002,ar46, 0,0,0,0,0,0)
> + XTREG( 48,192,32, 4, 4,0x012f,0x0006,-2, 1,0x0002,ar47, 0,0,0,0,0,0)
> + XTREG( 49,196,32, 4, 4,0x0130,0x0006,-2, 1,0x0002,ar48, 0,0,0,0,0,0)
> + XTREG( 50,200,32, 4, 4,0x0131,0x0006,-2, 1,0x0002,ar49, 0,0,0,0,0,0)
> + XTREG( 51,204,32, 4, 4,0x0132,0x0006,-2, 1,0x0002,ar50, 0,0,0,0,0,0)
> + XTREG( 52,208,32, 4, 4,0x0133,0x0006,-2, 1,0x0002,ar51, 0,0,0,0,0,0)
> + XTREG( 53,212,32, 4, 4,0x0134,0x0006,-2, 1,0x0002,ar52, 0,0,0,0,0,0)
> + XTREG( 54,216,32, 4, 4,0x0135,0x0006,-2, 1,0x0002,ar53, 0,0,0,0,0,0)
> + XTREG( 55,220,32, 4, 4,0x0136,0x0006,-2, 1,0x0002,ar54, 0,0,0,0,0,0)
> + XTREG( 56,224,32, 4, 4,0x0137,0x0006,-2, 1,0x0002,ar55, 0,0,0,0,0,0)
> + XTREG( 57,228,32, 4, 4,0x0138,0x0006,-2, 1,0x0002,ar56, 0,0,0,0,0,0)
> + XTREG( 58,232,32, 4, 4,0x0139,0x0006,-2, 1,0x0002,ar57, 0,0,0,0,0,0)
> + XTREG( 59,236,32, 4, 4,0x013a,0x0006,-2, 1,0x0002,ar58, 0,0,0,0,0,0)
> + XTREG( 60,240,32, 4, 4,0x013b,0x0006,-2, 1,0x0002,ar59, 0,0,0,0,0,0)
> + XTREG( 61,244,32, 4, 4,0x013c,0x0006,-2, 1,0x0002,ar60, 0,0,0,0,0,0)
> + XTREG( 62,248,32, 4, 4,0x013d,0x0006,-2, 1,0x0002,ar61, 0,0,0,0,0,0)
> + XTREG( 63,252,32, 4, 4,0x013e,0x0006,-2, 1,0x0002,ar62, 0,0,0,0,0,0)
> + XTREG( 64,256,32, 4, 4,0x013f,0x0006,-2, 1,0x0002,ar63, 0,0,0,0,0,0)
> + XTREG( 65,260,32, 4, 4,0x0200,0x0006,-2, 2,0x1100,lbeg, 0,0,0,0,0,0)
> + XTREG( 66,264,32, 4, 4,0x0201,0x0006,-2, 2,0x1100,lend, 0,0,0,0,0,0)
> + XTREG( 67,268,32, 4, 4,0x0202,0x0006,-2, 2,0x1100,lcount, 0,0,0,0,0,0)
> + XTREG( 68,272, 6, 4, 4,0x0203,0x0006,-2, 2,0x1100,sar, 0,0,0,0,0,0)
> + XTREG( 69,276,32, 4, 4,0x0205,0x0006,-2, 2,0x1100,litbase, 0,0,0,0,0,0)
> + XTREG( 70,280, 4, 4, 4,0x0248,0x0006,-2, 2,0x1002,windowbase, 0,0,0,0,0,0)
> + XTREG( 71,284,16, 4, 4,0x0249,0x0006,-2, 2,0x1002,windowstart, 0,0,0,0,0,0)
> + XTREG( 72,288,32, 4, 4,0x02b0,0x0002,-2, 2,0x1000,sr176, 0,0,0,0,0,0)
> + XTREG( 73,292,32, 4, 4,0x02d0,0x0002,-2, 2,0x1000,sr208, 0,0,0,0,0,0)
> + XTREG( 74,296,19, 4, 4,0x02e6,0x0006,-2, 2,0x1100,ps, 0,0,0,0,0,0)
> + XTREG( 75,300,32, 4, 4,0x0253,0x0007,-2, 2,0x1000,ptevaddr, 0,0,0,0,0,0)
> + XTREG( 76,304,32, 4, 4,0x025a,0x0007,-2, 2,0x1000,rasid, 0,0,0,0,0,0)
> + XTREG( 77,308,18, 4, 4,0x025b,0x0007,-2, 2,0x1000,itlbcfg, 0,0,0,0,0,0)
> + XTREG( 78,312,18, 4, 4,0x025c,0x0007,-2, 2,0x1000,dtlbcfg, 0,0,0,0,0,0)
> + XTREG( 79,316, 2, 4, 4,0x0260,0x0007,-2, 2,0x1000,ibreakenable,0,0,0,0,0,0)
> + XTREG( 80,320,32, 4, 4,0x0268,0x0007,-2, 2,0x1000,ddr, 0,0,0,0,0,0)
> + XTREG( 81,324,32, 4, 4,0x0280,0x0007,-2, 2,0x1000,ibreaka0, 0,0,0,0,0,0)
> + XTREG( 82,328,32, 4, 4,0x0281,0x0007,-2, 2,0x1000,ibreaka1, 0,0,0,0,0,0)
> + XTREG( 83,332,32, 4, 4,0x0290,0x0007,-2, 2,0x1000,dbreaka0, 0,0,0,0,0,0)
> + XTREG( 84,336,32, 4, 4,0x0291,0x0007,-2, 2,0x1000,dbreaka1, 0,0,0,0,0,0)
> + XTREG( 85,340,32, 4, 4,0x02a0,0x0007,-2, 2,0x1000,dbreakc0, 0,0,0,0,0,0)
> + XTREG( 86,344,32, 4, 4,0x02a1,0x0007,-2, 2,0x1000,dbreakc1, 0,0,0,0,0,0)
> + XTREG( 87,348,32, 4, 4,0x02b1,0x0007,-2, 2,0x1000,epc1, 0,0,0,0,0,0)
> + XTREG( 88,352,32, 4, 4,0x02b2,0x0007,-2, 2,0x1000,epc2, 0,0,0,0,0,0)
> + XTREG( 89,356,32, 4, 4,0x02b3,0x0007,-2, 2,0x1000,epc3, 0,0,0,0,0,0)
> + XTREG( 90,360,32, 4, 4,0x02b4,0x0007,-2, 2,0x1000,epc4, 0,0,0,0,0,0)
> + XTREG( 91,364,32, 4, 4,0x02c0,0x0007,-2, 2,0x1000,depc, 0,0,0,0,0,0)
> + XTREG( 92,368,19, 4, 4,0x02c2,0x0007,-2, 2,0x1000,eps2, 0,0,0,0,0,0)
> + XTREG( 93,372,19, 4, 4,0x02c3,0x0007,-2, 2,0x1000,eps3, 0,0,0,0,0,0)
> + XTREG( 94,376,19, 4, 4,0x02c4,0x0007,-2, 2,0x1000,eps4, 0,0,0,0,0,0)
> + XTREG( 95,380,32, 4, 4,0x02d1,0x0007,-2, 2,0x1000,excsave1, 0,0,0,0,0,0)
> + XTREG( 96,384,32, 4, 4,0x02d2,0x0007,-2, 2,0x1000,excsave2, 0,0,0,0,0,0)
> + XTREG( 97,388,32, 4, 4,0x02d3,0x0007,-2, 2,0x1000,excsave3, 0,0,0,0,0,0)
> + XTREG( 98,392,32, 4, 4,0x02d4,0x0007,-2, 2,0x1000,excsave4, 0,0,0,0,0,0)
> + XTREG( 99,396,17, 4, 4,0x02e2,0x000b,-2, 2,0x1000,interrupt, 0,0,0,0,0,0)
> + XTREG(100,400,17, 4, 4,0x02e2,0x000d,-2, 2,0x1000,intset, 0,0,0,0,0,0)
> + XTREG(101,404,17, 4, 4,0x02e3,0x000d,-2, 2,0x1000,intclear, 0,0,0,0,0,0)
> + XTREG(102,408,17, 4, 4,0x02e4,0x0007,-2, 2,0x1000,intenable, 0,0,0,0,0,0)
> + XTREG(103,412, 6, 4, 4,0x02e8,0x0007,-2, 2,0x1000,exccause, 0,0,0,0,0,0)
> + XTREG(104,416,12, 4, 4,0x02e9,0x0003,-2, 2,0x1000,debugcause, 0,0,0,0,0,0)
> + XTREG(105,420,32, 4, 4,0x02ea,0x000f,-2, 2,0x1000,ccount, 0,0,0,0,0,0)
> + XTREG(106,424,32, 4, 4,0x02eb,0x0003,-2, 2,0x1000,prid, 0,0,0,0,0,0)
> + XTREG(107,428,32, 4, 4,0x02ec,0x000f,-2, 2,0x1000,icount, 0,0,0,0,0,0)
> + XTREG(108,432, 4, 4, 4,0x02ed,0x0007,-2, 2,0x1000,icountlevel, 0,0,0,0,0,0)
> + XTREG(109,436,32, 4, 4,0x02ee,0x0007,-2, 2,0x1000,excvaddr, 0,0,0,0,0,0)
> + XTREG(110,440,32, 4, 4,0x02f0,0x000f,-2, 2,0x1000,ccompare0, 0,0,0,0,0,0)
> + XTREG(111,444,32, 4, 4,0x02f1,0x000f,-2, 2,0x1000,ccompare1, 0,0,0,0,0,0)
> + XTREG(112,448,32, 4, 4,0x02f2,0x000f,-2, 2,0x1000,ccompare2, 0,0,0,0,0,0)
> + XTREG(113,452,32, 4, 4,0x02f4,0x0007,-2, 2,0x1000,misc0, 0,0,0,0,0,0)
> + XTREG(114,456,32, 4, 4,0x02f5,0x0007,-2, 2,0x1000,misc1, 0,0,0,0,0,0)
> + XTREG(115,460,32, 4, 4,0x0000,0x0006,-2, 8,0x0100,a0, 0,0,0,0,0,0)
> + XTREG(116,464,32, 4, 4,0x0001,0x0006,-2, 8,0x0100,a1, 0,0,0,0,0,0)
> + XTREG(117,468,32, 4, 4,0x0002,0x0006,-2, 8,0x0100,a2, 0,0,0,0,0,0)
> + XTREG(118,472,32, 4, 4,0x0003,0x0006,-2, 8,0x0100,a3, 0,0,0,0,0,0)
> + XTREG(119,476,32, 4, 4,0x0004,0x0006,-2, 8,0x0100,a4, 0,0,0,0,0,0)
> + XTREG(120,480,32, 4, 4,0x0005,0x0006,-2, 8,0x0100,a5, 0,0,0,0,0,0)
> + XTREG(121,484,32, 4, 4,0x0006,0x0006,-2, 8,0x0100,a6, 0,0,0,0,0,0)
> + XTREG(122,488,32, 4, 4,0x0007,0x0006,-2, 8,0x0100,a7, 0,0,0,0,0,0)
> + XTREG(123,492,32, 4, 4,0x0008,0x0006,-2, 8,0x0100,a8, 0,0,0,0,0,0)
> + XTREG(124,496,32, 4, 4,0x0009,0x0006,-2, 8,0x0100,a9, 0,0,0,0,0,0)
> + XTREG(125,500,32, 4, 4,0x000a,0x0006,-2, 8,0x0100,a10, 0,0,0,0,0,0)
> + XTREG(126,504,32, 4, 4,0x000b,0x0006,-2, 8,0x0100,a11, 0,0,0,0,0,0)
> + XTREG(127,508,32, 4, 4,0x000c,0x0006,-2, 8,0x0100,a12, 0,0,0,0,0,0)
> + XTREG(128,512,32, 4, 4,0x000d,0x0006,-2, 8,0x0100,a13, 0,0,0,0,0,0)
> + XTREG(129,516,32, 4, 4,0x000e,0x0006,-2, 8,0x0100,a14, 0,0,0,0,0,0)
> + XTREG(130,520,32, 4, 4,0x000f,0x0006,-2, 8,0x0100,a15, 0,0,0,0,0,0)
> --
> 1.7.6.4
>
>
>
- [Qemu-devel] [PATCH 0/7] target-xtensa: add overlay parsing header and convert hand-written core definitions to use overlays, Max Filippov, 2011/10/09
- [Qemu-devel] [PATCH 1/7] target-xtensa: increase xtensa options accuracy, Max Filippov, 2011/10/09
- [Qemu-devel] [PATCH 3/7] target-xtensa: implement external interrupt mapping, Max Filippov, 2011/10/09
- [Qemu-devel] [PATCH 7/7] target-xtensa: rename dc232b board to sim, Max Filippov, 2011/10/09
- [Qemu-devel] [PATCH 4/7] target-xtensa: extract core configuration from overlay, Max Filippov, 2011/10/09
- [Qemu-devel] [PATCH 2/7] target-xtensa: remove hand-written xtensa cores implementations, Max Filippov, 2011/10/09
- [Qemu-devel] [PATCH 5/7] target-xtensa: add dc232b core, Max Filippov, 2011/10/09
- [Qemu-devel] [PATCH 6/7] target-xtensa: add fsf core, Max Filippov, 2011/10/09
- Re: [Qemu-devel] [PATCH 6/7] target-xtensa: add fsf core,
Blue Swirl <=
- Re: [Qemu-devel] GPLv3 troubles (was: [PATCH 6/7] target-xtensa: add fsf core), Andreas Färber, 2011/10/17
- Re: [Qemu-devel] GPLv3 troubles, Paolo Bonzini, 2011/10/17
- Re: [Qemu-devel] GPLv3 troubles, Andreas Färber, 2011/10/17
- Re: [Qemu-devel] GPLv3 troubles, Paolo Bonzini, 2011/10/17
- Re: [Qemu-devel] GPLv3 troubles, Andreas Färber, 2011/10/17
- Re: [Qemu-devel] GPLv3 troubles, Peter Maydell, 2011/10/17