[Top][All Lists]
[Date Prev][Date Next][Thread Prev][Thread Next][Date Index][Thread Index]
[Qemu-devel] [PATCH 5/8] target-alpha: Implement WAIT IPR.
From: |
Richard Henderson |
Subject: |
[Qemu-devel] [PATCH 5/8] target-alpha: Implement WAIT IPR. |
Date: |
Fri, 24 Jun 2011 12:23:52 -0700 |
---
target-alpha/translate.c | 31 +++++++++++++++++++++----------
1 files changed, 21 insertions(+), 10 deletions(-)
diff --git a/target-alpha/translate.c b/target-alpha/translate.c
index 936760c..e13ac30 100644
--- a/target-alpha/translate.c
+++ b/target-alpha/translate.c
@@ -1618,9 +1618,10 @@ static void gen_mfpr(int ra, int regno)
}
}
-static void gen_mtpr(int rb, int regno)
+static ExitStatus gen_mtpr(DisasContext *ctx, int rb, int regno)
{
TCGv tmp;
+ int data;
if (rb == 31) {
tmp = tcg_const_i64(0);
@@ -1628,19 +1629,27 @@ static void gen_mtpr(int rb, int regno)
tmp = cpu_ir[rb];
}
- /* These two register numbers perform a TLB cache flush. Thankfully we
- can only do this inside PALmode, which means that the current basic
- block cannot be affected by the change in mappings. */
- if (regno == 255) {
+ switch (regno) {
+ case 255:
/* TBIA */
gen_helper_tbia();
- } else if (regno == 254) {
+ break;
+
+ case 254:
/* TBIS */
gen_helper_tbis(tmp);
- } else {
+ break;
+
+ case 253:
+ /* WAIT */
+ tmp = tcg_const_i64(1);
+ tcg_gen_st32_i64(tmp, cpu_env, offsetof(CPUState, halted));
+ return gen_excp(ctx, EXCP_HLT, 0);
+
+ default:
/* The basic registers are data only, and unknown registers
are read-zero, write-ignore. */
- int data = cpu_pr_data(regno);
+ data = cpu_pr_data(regno);
if (data != 0) {
if (data & PR_BYTE) {
tcg_gen_st8_i64(tmp, cpu_env, data & ~PR_BYTE);
@@ -1650,11 +1659,14 @@ static void gen_mtpr(int rb, int regno)
tcg_gen_st_i64(tmp, cpu_env, data);
}
}
+ break;
}
if (rb == 31) {
tcg_temp_free(tmp);
}
+
+ return NO_EXIT;
}
#endif /* !USER_ONLY*/
@@ -3054,8 +3066,7 @@ static ExitStatus translate_one(DisasContext *ctx,
uint32_t insn)
/* HW_MTPR (PALcode) */
#ifndef CONFIG_USER_ONLY
if (ctx->tb->flags & TB_FLAGS_PAL_MODE) {
- gen_mtpr(rb, insn & 0xffff);
- break;
+ return gen_mtpr(ctx, rb, insn & 0xffff);
}
#endif
goto invalid_opc;
--
1.7.4.4
- [Qemu-devel] [PATCH 0/8] Alpha system emulation, v6, Richard Henderson, 2011/06/24
- [Qemu-devel] [PATCH 1/8] Export the unassigned_mem read/write functions., Richard Henderson, 2011/06/24
- [Qemu-devel] [PATCH 2/8] pci: Export pci_to_cpu_addr., Richard Henderson, 2011/06/24
- [Qemu-devel] [PATCH 5/8] target-alpha: Implement WAIT IPR.,
Richard Henderson <=
- [Qemu-devel] [PATCH 4/8] target-alpha: Add CLIPPER emulation., Richard Henderson, 2011/06/24
- [Qemu-devel] [PATCH 6/8] target-alpha: Implement HALT IPR., Richard Henderson, 2011/06/24
- [Qemu-devel] [PATCH 3/8] target-alpha: Add custom PALcode image for CLIPPER emulation., Richard Henderson, 2011/06/24
- [Qemu-devel] [PATCH 7/8] target-alpha: Add high-resolution access to wall clock and an alarm., Richard Henderson, 2011/06/24
- [Qemu-devel] [PATCH 8/8] vga: Fix type of lfb/map_addr/end., Richard Henderson, 2011/06/24