[Date Prev][Date Next][Thread Prev][Thread Next][Date Index][Thread Index]
Re: OT: TCG SSA, speed, misc (was Re: [Qemu-devel] Re: [PATCH 08/11] QM
Re: OT: TCG SSA, speed, misc (was Re: [Qemu-devel] Re: [PATCH 08/11] QMP: Port balloon command)
Sun, 28 Jun 2009 23:24:39 +0200
On Sun, Jun 28, 2009 at 8:19 PM, Filip Navara<address@hidden> wrote:
> Doing a profiling run on several ARM demo programs showed that most of
> the generated code was doing load/store operations to the machine
> registers (in CPU_env). Sample run of FreeRTOS looked like this (OP
> movi_i32 1603
> ld_i32 1305
> st_i32 1174
> add_i32 530
> If there could be done something that would allow the guest registers
> to be stored in host registers, even if for a temporary amount of time
> it would certainly help the guests that I'm dealing with.
TCG does a good job for register allocation.
The problem you have here is that the ARM translator
isn't using tcg_global_mem_new_i32 for ARM registers.
Here's an example of number of ops I see when using
And with the trunk: