[Top][All Lists]
[Date Prev][Date Next][Thread Prev][Thread Next][Date Index][Thread Index]
Re: [Qemu-devel] [PATCH] MIPS instruction set configuration
From: |
Thiemo Seufer |
Subject: |
Re: [Qemu-devel] [PATCH] MIPS instruction set configuration |
Date: |
Mon, 3 Jul 2006 10:50:03 +0100 |
User-agent: |
Mutt/1.5.11+cvs20060403 |
Fabrice Bellard wrote:
[snip]
> >>>There is no good reason to make
> >>>the selection at compile time because the translator can efficiently
> >>>handle any CPU differences at runtime.
> >
> >
> >I'm a bit dubious about this argument, each instruction needs to be
> >checked agains a tuple of values. How much performance loss would be
> >acceptable?
>
> It slows down the translator a bit, but most of the time is spent in the
> generated code, not in the translator (otherwise there is no point in
> doing dynamic translation !).
Well, based on that theory I moved the CP0 register handling to dynamic
translation. The patch was rejected because I had no effective method
to assess the performance gain. So I wonder what the accepted tradeoffs
for the implementation are.
Thiemo