[Date Prev][Date Next][Thread Prev][Thread Next][Date Index][Thread Index]
[Qemu-arm] [PATCH v5 10/31] sdhci: add a Designware/Samsung host control
From: |
Philippe Mathieu-Daudé |
Subject: |
[Qemu-arm] [PATCH v5 10/31] sdhci: add a Designware/Samsung host controller |
Date: |
Mon, 8 Jan 2018 12:42:42 -0300 |
Signed-off-by: Philippe Mathieu-Daudé <address@hidden>
---
hw/sd/dw-mshc.c | 64 +++++++++++++++++++++++++++++++++++++++++++++++++++++
hw/sd/Makefile.objs | 1 +
2 files changed, 65 insertions(+)
create mode 100644 hw/sd/dw-mshc.c
diff --git a/hw/sd/dw-mshc.c b/hw/sd/dw-mshc.c
new file mode 100644
index 0000000000..c2869cd569
--- /dev/null
+++ b/hw/sd/dw-mshc.c
@@ -0,0 +1,64 @@
+/*
+ * Synopsys Designware Mobile Storage Host Controller emulation
+ * (and Samsung Exynos specific extensions)
+ *
+ * Copyright (C) 2018 Philippe Mathieu-Daudé <address@hidden>
+ *
+ * This work is licensed under the terms of the GNU GPL, version 2 or
+ * (at your option) any later version. See the COPYING file in the
+ * top-level directory.
+ */
+#include "qemu/osdep.h"
+#include "hw/sd/sdhci.h"
+#include "qapi/error.h"
+
+/* Compatible with:
+ * - SD Host Controller Specification Version 2.0
+ * - SDIO Specification Version 2.0
+ * - MMC Specification Version 4.3
+ *
+ * - SDMA
+ * - ADMA
+ */
+static void exynos4210_dw_mshc_realize(DeviceState *dev, Error **errp)
+{
+ SDHCICommonClass *cc = SYSBUS_SDHCI_COMMON_GET_CLASS(dev);
+ Object *obj = OBJECT(dev);
+ Error *local_err = NULL;
+
+ object_property_set_uint(obj, 2, "sd-spec-version", &local_err);
+ object_property_set_bool(obj, true, "suspend", &local_err);
+ object_property_set_bool(obj, true, "1v8", &local_err);
+ if (local_err) {
+ error_propagate(errp, local_err);
+ return;
+ }
+
+ cc->parent_realize(dev, &local_err);
+ if (local_err) {
+ error_propagate(errp, local_err);
+ return;
+ }
+}
+
+static void exynos4210_dw_mshc_class_init(ObjectClass *klass, void *data)
+{
+ DeviceClass *dc = DEVICE_CLASS(klass);
+ SDHCICommonClass *cc = SYSBUS_SDHCI_COMMON_CLASS(klass);
+
+ cc->parent_realize = dc->realize;
+ dc->realize = exynos4210_dw_mshc_realize;
+}
+
+static const TypeInfo exynos4210_dw_mshc_info = {
+ .name = "samsung,exynos4210-dw-mshc",
+ .parent = TYPE_SYSBUS_SDHCI,
+ .class_init = exynos4210_dw_mshc_class_init,
+};
+
+static void dw_mshc_sdhc_register_types(void)
+{
+ type_register_static(&exynos4210_dw_mshc_info);
+}
+
+type_init(dw_mshc_sdhc_register_types)
diff --git a/hw/sd/Makefile.objs b/hw/sd/Makefile.objs
index 0fe2501017..fd866d7f94 100644
--- a/hw/sd/Makefile.objs
+++ b/hw/sd/Makefile.objs
@@ -3,6 +3,7 @@ common-obj-$(CONFIG_SD) += core.o
# SD/MMC host adapters
common-obj-$(CONFIG_PL181) += pl181.o
+common-obj-$(CONFIG_EXYNOS4) += dw-mshc.o
common-obj-$(CONFIG_SSI_SD) += ssi-sd.o
common-obj-$(CONFIG_SDHCI) += sdhci.o
obj-$(CONFIG_MILKYMIST) += milkymist-memcard.o
--
2.15.1
- [Qemu-arm] [PATCH v5 04/31] sdhci: add clock capabilities (Spec v1), (continued)
- [Qemu-arm] [PATCH v5 04/31] sdhci: add clock capabilities (Spec v1), Philippe Mathieu-Daudé, 2018/01/08
- [Qemu-arm] [PATCH v5 05/31] sdhci: add DMA and 64-bit capabilities (Spec v2), Philippe Mathieu-Daudé, 2018/01/08
- [Qemu-arm] [PATCH v5 07/31] sdhci: Fix 64-bit ADMA2, Philippe Mathieu-Daudé, 2018/01/08
- [Qemu-arm] [PATCH v5 08/31] hw/sd: clean/reorder the Makefile adding few comments, Philippe Mathieu-Daudé, 2018/01/08
- [Qemu-arm] [PATCH v5 09/31] sdhci: add a common class, Philippe Mathieu-Daudé, 2018/01/08
- [Qemu-arm] [PATCH v5 10/31] sdhci: add a Designware/Samsung host controller,
Philippe Mathieu-Daudé <=
- [Qemu-arm] [PATCH v5 11/31] hw/arm/exynos4210: use the "samsung, exynos4210-dw-mshc" device, Philippe Mathieu-Daudé, 2018/01/08
- [Qemu-arm] [PATCH v5 12/31] sdhci: add the generic Arasan SDHCI 4.9a PHY controller, Philippe Mathieu-Daudé, 2018/01/08
- [Qemu-arm] [PATCH v5 13/31] hw/arm/xilinx_zynq: use the "arasan, sdhci-4.9a" device, Philippe Mathieu-Daudé, 2018/01/08
- [Qemu-arm] [PATCH v5 14/31] sdhci: add qtest to check the SD Spec version, Philippe Mathieu-Daudé, 2018/01/08
- [Qemu-arm] [PATCH v5 15/31] sdhci: check Spec v2 capabilities qtest, Philippe Mathieu-Daudé, 2018/01/08
- [Qemu-arm] [PATCH v5 16/31] sdhci: add v3 capabilities, Philippe Mathieu-Daudé, 2018/01/08
- [Qemu-arm] [PATCH v5 17/31] sdhci: rename the hostctl1 register, Philippe Mathieu-Daudé, 2018/01/08