[Top][All Lists]
[Date Prev][Date Next][Thread Prev][Thread Next][Date Index][Thread Index]
Question regarding multiple implicit targets
From: |
FloofLeBo |
Subject: |
Question regarding multiple implicit targets |
Date: |
Thu, 29 Jul 2010 03:38:33 -0700 (PDT) |
Hi list,
I am currently writing a Makefile which should work in several projects with
minimal edits.
What I want is that within the Makefile of particular project we find:
SRC_DIRS := Src0 Src1
CPP_FILES := $(foreach SRC_DIR,$(SRC_DIRS),$(shell find $(SRC_DIR) -name
"*.cpp"))
And then a set of implicit rules generated by a foreach command:
$(foreach, SRC_DIR,$(SRC_DIRS),\
$(OBJDIR)/%.o : $(SRC_DIR)/%.cpp\
${Q}${CPP} -o $@ $^\
)
But this doesn't work (of course). Is there a way to do that easily (or not)
in a makefile ?
Thanks.
--
View this message in context:
http://old.nabble.com/Question-regarding-multiple-implicit-targets-tp29295124p29295124.html
Sent from the Gnu - Make - Help mailing list archive at Nabble.com.
- Question regarding multiple implicit targets,
FloofLeBo <=