discuss-gnuradio
[Top][All Lists]
Advanced

[Date Prev][Date Next][Thread Prev][Thread Next][Date Index][Thread Index]

Re: [Discuss-gnuradio] Faster FPGA clock rates


From: CEL
Subject: Re: [Discuss-gnuradio] Faster FPGA clock rates
Date: Thu, 14 Jun 2018 09:56:40 +0000

Dear Maria,

no, GNU Radio is a pure software framework; it doesn't directly talk to
any hardware, but has a gr-uhd component which uses UHD, Ettus' own
driver, to talk to your USRP.

Anyway, you can't simply reprogram the FPGA to give you higher clock
rates. 61.44 MHz is physically the most that the interface on the radio
chip on the B210 can do. There's zero way around that.

To answer your question "which programming language would I need to
modify an Ettus USRP's FPGA image": None, you would need to learn
*hardware description languages*, especially Verilog. If you haven't
worked with those before, it will be quite different from programming
Python or C++ or Matlab. But again, an FPGA modification couldn't do
anything here.

Best regards,
Marcus

On Thu, 2018-06-14 at 11:30 +0200, Maria wrote:
> Hi all,
> 
> I would like to know whether GNU radio can be used to program the FPGA 
> of the USRP and hence assist with faster clock rates. I am using the 
> USRP B210 and the maximum clock rate seems to be 61.44 MHz so I wanted 
> to know if it is possible to increase that rate by programming on the 
> FPGA and if that programming can be done through the GNU radio platform. 
> If so, could you please let me know which programming language would I 
> need? Python, C++? Existing libraries on GNU radio?
> 
> Thank you very much in advance!
> 
> Cheers!
> 
> Maria
> 
> 
> _______________________________________________
> Discuss-gnuradio mailing list
> address@hidden
> https://lists.gnu.org/mailman/listinfo/discuss-gnuradio

Attachment: smime.p7s
Description: S/MIME cryptographic signature


reply via email to

[Prev in Thread] Current Thread [Next in Thread]