[Discuss-gnuradio] design flow question

[Neal Becker]

Newb here.  I'm wondering what you are using for a design flow to produce
fpga code?  I assume you are obtaining verilog?  What tools are used to
produce the verilog and work with it?