[Top][All Lists]
[Date Prev][Date Next][Thread Prev][Thread Next][Date Index][Thread Index]
[Commit-gnuradio] r8125 - usrp2/trunk/fpga/top/u2_rev2
From: |
matt |
Subject: |
[Commit-gnuradio] r8125 - usrp2/trunk/fpga/top/u2_rev2 |
Date: |
Fri, 28 Mar 2008 13:54:14 -0600 (MDT) |
Author: matt
Date: 2008-03-28 13:54:14 -0600 (Fri, 28 Mar 2008)
New Revision: 8125
Modified:
usrp2/trunk/fpga/top/u2_rev2/u2_rev2.ise
usrp2/trunk/fpga/top/u2_rev2/u2_rev2.prj
Log:
should compile properly now
Modified: usrp2/trunk/fpga/top/u2_rev2/u2_rev2.ise
===================================================================
(Binary files differ)
Modified: usrp2/trunk/fpga/top/u2_rev2/u2_rev2.prj
===================================================================
--- usrp2/trunk/fpga/top/u2_rev2/u2_rev2.prj 2008-03-28 19:18:52 UTC (rev
8124)
+++ usrp2/trunk/fpga/top/u2_rev2/u2_rev2.prj 2008-03-28 19:54:14 UTC (rev
8125)
@@ -5,6 +5,7 @@
verilog work "../../control_lib/gray_send.v"
verilog work "../../opencores/uart16550/rtl/verilog/uart_tfifo.v"
verilog work "../../opencores/uart16550/rtl/verilog/uart_rfifo.v"
+verilog work "../../coregen/fifo_generator_v4_1.v"
verilog work "../../control_lib/shortfifo.v"
verilog work "../../control_lib/longfifo.v"
verilog work "../../control_lib/fifo_2clock.v"
[Prev in Thread] |
Current Thread |
[Next in Thread] |
- [Commit-gnuradio] r8125 - usrp2/trunk/fpga/top/u2_rev2,
matt <=