[Top][All Lists]
[Date Prev][Date Next][Thread Prev][Thread Next][Date Index][Thread Index]
[Commit-gnuradio] r7138 - usrp2/trunk/fpga/control_lib
From: |
matt |
Subject: |
[Commit-gnuradio] r7138 - usrp2/trunk/fpga/control_lib |
Date: |
Wed, 12 Dec 2007 16:38:09 -0700 (MST) |
Author: matt
Date: 2007-12-12 16:38:08 -0700 (Wed, 12 Dec 2007)
New Revision: 7138
Added:
usrp2/trunk/fpga/control_lib/extram_interface.v
Log:
skeleton for future ram interface
Added: usrp2/trunk/fpga/control_lib/extram_interface.v
===================================================================
--- usrp2/trunk/fpga/control_lib/extram_interface.v
(rev 0)
+++ usrp2/trunk/fpga/control_lib/extram_interface.v 2007-12-12 23:38:08 UTC
(rev 7138)
@@ -0,0 +1,26 @@
+
+module extram_interface
+ (input clk, input rst,
+ input set_stb, input [7:0] set_addr, input [31:0] set_data,
+
+ // Buffer pool interfaces
+ input [31:0] rd_dat_i, output rd_read_o, output rd_done_o, output
rd_error_o,
+ input rd_sop_i, input rd_eop_i,
+ output [31:0] wr_dat_o, output wr_write_o, output wr_done_o, output
wr_error_o,
+ input wr_ready_i, input wr_full_i,
+
+ // RAM Interface
+ inout [17:0] RAM_D,
+ output [18:0] RAM_A,
+ output RAM_CE1n,
+ output RAM_CENn,
+ input RAM_CLK,
+ output RAM_WEn,
+ output RAM_OEn,
+ output RAM_LDn );
+
+ // Dummy logic
+
+ assign RAM_OEn = 1;
+
+endmodule // extram_interface
[Prev in Thread] |
Current Thread |
[Next in Thread] |
- [Commit-gnuradio] r7138 - usrp2/trunk/fpga/control_lib,
matt <=