bug-mes
[Top][All Lists]
Advanced

[Date Prev][Date Next][Thread Prev][Thread Next][Date Index][Thread Index]

Re: [bug-mes] mescc and Load/Store architectures


From: Danny Milosavljevic
Subject: Re: [bug-mes] mescc and Load/Store architectures
Date: Tue, 12 Feb 2019 18:47:23 +0100

Oh, and no ARM instructions update flags.
If one wants that, one has to set a bit indicating that in the instruction.
I didn't sewt that bit anywhere in the previous e-mail. 

If we want to be "x86 compatible", we could use "adds" instead of "add", "subs" 
instead of "sub" etc for ALU instructions.
Where would we need that?

Attachment: pgpZ94cf5n4QQ.pgp
Description: OpenPGP digital signature


reply via email to

[Prev in Thread] Current Thread [Next in Thread]